

Automated Analog Design

Part II
A symbolic analysis approach


Objectives

- Some notes about last my presentation
- Abstract
- Review related works
- Introduction of Symbolic analysis
- Proposal for automated analog design
- Examples
- Difficulties and future goals
- Conclusions

Notes about last my presentation

Genetic algorithms

- A genetic algorithm transforms a population of individual objects, each with an associated value of fitness into a new generation of the population, using the principles of survival and reproduction of the fitness and analog of natural occurred operation crossover and mutation
- In order to use this algorithmic approach we map object representation with labeled tree .
Ex.: object is a formula $(X+0.98)*(Y-0.5)$



Notes about last my presentation

Genetic algorithms

Crossover

Two randomly chosen nodes exchange the corresponding subtrees



Notes about last my presentation

Genetic algorithms

Mutation


At randomly chosen node grows randomly chosen function from the set of all available functions



Notes about last my presentation

Genetic algorithms


- Design analog filter
The algorithm starts with embryo structure - two modifiable wires Z_0, Z_1
- The two branches below "list" node is associated with Z_0, Z_1
- The two branches below "list" node is associated with Z_0, Z_1



Notes about last my presentation

Circuit constructing program tree


Offspring in II generation




Notes about last my presentation

Genetic algorithms

□ Circuit , synthesizing, by traversing nodes from the top to the bottom



□ Circuit, corresponding to the offspring




□ Functions:

- C,L,R Capacitor, inductance, resistor
- Flip - reverse voltage polarity
- Series - following functions are build series structure
- End - not modifiable node
- Cut - modifiable wire will be deleted
- Two_groung - divide modifiable wires in 2 parts and connect middle node to ground
- Pair_connect - connect two nodes


Notes about last my presentation

the inaccurate genome representation



-Genome – a collection of genes , representing parameters of the problem to be optimized

- Example of genome:



Abstract


Some arguments supporting automated circuit analog design

- Market requirement for short design cycle
- Decreasing products life cycle
- The supply and demand growth of solutions, rather than a parts.

Abstract

- The background of the all difficulties
- Possible achievement ...
 - Optimization aspect
 - Automated sizing aspect
 - VHDL aspect
- What is not done yet
 - Fully automated mixed analog/digital circuit design engine

Abstract



Abstract

- ❑ What is the real situation
- ❑ Design by reuse
 - Based on existing IP
 - Usually reference design is first optimal one
 - Possibly to be not optimal solution
 - Quick design
 - Virtually no optimization is needed


Design by reuse – example 1

Most leading IT companies use referent design for some products




Design by reuse – example 2

-Precision Micropower Low Dropout Voltage Reference LM420 (National)
- 9 referent circuits (www.national.com)



-Mono/Stereo 2W (Class-D) Audio Power Amplifier MAX4295
- 1 referent circuit



Review related works

- ❑ **Neoliner**
 - ❑ Several tools for creating IP in analog/mixed/Soc design
 - ❑ **NeoCircuit** is used to automatically size, bias and verify analog circuits
 - ❑ **NeoCircuit-RF** is used to automatically size, bias and verify RF circuits including LNAs, mixers, etc.
 - ❑ **NeoIP** is a library of analog cells (VCO, bandgap, opamps, etc.) fully constrained for use in your NeoCircuit and NeoCell design environment.
 - ❑ **NeoCell**, for automatic analog place and route, is distributed and supported by Cadence Design Systems.

Review related works


- ❑ **Analog design automation Ltd**
 - **Commercial software for analog/digital/mixed design**
 - **Operate with existing IP database in electronic design**
 - **Provide fast design/evaluation on custom specifications**
 - **Evolutionary algorithms makes partial design and optimization until the goal is reached.**
 - **Strongly dependent on existing database**

Review related works

Design overview

In any circuit, there are many possible optimal designs, each representing the best tradeoffs in design goals (e.g., area vs. speed; speed vs. power, etc.).

The system engineer has to find the one design from many optimized candidates that best meets the overall design objectives



Review related works


Creative Genius® tool

- searches for optimized designs using evolutionary algorithms.
- It considers all design variables and design objectives in its search of the design space.
- CG provides a quick analysis, producing several results from simulation.
- The values of the performance measurements are expressed as **design goals** (speed, area, power, etc.).
- Performed tasks: maximize, minimize or match the design goal to a specific value



Review related works

- Output visualization makes easy choosing best design according initial constrains (example Low THD / F)
- Even the we design an amplifier, circuit topology is different for different goals



Review related works

Existing solutions – an overview

BENEFITS

- Decreasing (up to 10 times) design cycle
- If the certain design cannot be evaluated, searching space is bounded by output set of optimized simulation-validated circuits

Design reference	Manual	Creative Genius		
Metric	Meet Spec?	Metric	Meet Spec?	
Input Normal V	2.26214	No	2.23285	Yes
Input signal vs Temperature V	0.25658	No	0.26058	Yes
THD max gain[C]	403.884	No	0.00000	Yes
Input overall deviation V	0.02048	No	0.00000	Yes
Gain at 100mV	184.118	No	0.04819	Yes
Gain at 200mV	202.817	No	0.27512	Yes
Output dB	41.2671	No	118.503	Yes
Output mV	0.000110	Yes	0.276760	Yes
PM Avg	22.6790	Yes	88.0115	Yes
Input A	0.000015	Yes	0.000026	Yes
Input offset voltage V	0.000118	Yes	0	Yes
Area um^2	1954.5	Yes	2478.14	Yes
Width V	2.27294	Yes	2.23300	Yes
Input/Output V	2.47584	Yes	2.15100	Yes
Setting Area m	0.388106	Yes	2.478106	Yes
Max gain dB	40.8020	Yes	110.918	Yes
Gain at 100mV output dB	58.6472	No	140.341	Yes
Gain at 200mV output dB	41.5663	No	118.502	Yes


DRAWBACKS

- Depending on the IP database of initial topologies.
- Not fully automated.
- Essentially without guarantee to find a solution.

Introduction of Symbolic analysis

- Benefits**
 - explicit circuit representation
 - Analytical qualitative analysis
 - opportunity to look at the circuits as a set of subcircuits.
- Difficulties**
 - huge set of equation describing analog processes
 - it is hard to be fully analyzed medium size IC
 - in many cases, circuits with more than 100 elements, the relatively small error in process equation is growing at the output.
- GOAL:** Finding and canceling all insignificant terms

Introduction of Symbolic analysis



Types of analyses (Gain Vout/Vin):

- Fully symbolic**



$$\frac{G_1 G_2}{s_1(C_1 C_2 (1 + \frac{1}{A_0}) + s(C_1(G_1 + G_2 + G_3)(1 + \frac{1}{A_0}) + \frac{G_1 G_2}{A_0}) + G_1 G_2 (1 + \frac{1}{A_0}) + \frac{G_1 G_2}{A_0})}$$
- Simplified symbolic**

$$\frac{G_1 G_2}{s_1 C_1 C_2 + s C_1 (G_1 + G_2 + G_3) + G_1 G_2}$$
- Semisymbolic**

$$\omega^2 = \frac{A_0 + 3}{A_0 + 1} (0.5 \cdot 10^9)$$

Introduction of Symbolic analysis

- MOS Transistor - Small signal models
- The model choice depends on the desired analysis, objective function, circuit size etc.
- All the models are linearized




Introduction of Symbolic analysis

Computational techniques:

Tree enumeration methods:

- Handle only small circuits
- Doesn't produce term cancellation



Flow graph (topological) method:

- Mason signal FG - weighted signal graph of simultaneous linear equations
- Each node is a summer $X_i = \sum W_{ij} X_j$
- Transfer function between two nodes is

$$\frac{X_i}{X_j} = \frac{1}{\Delta} \sum P_k A_{kj}$$


Δ -> sum of all lups (sum of all 2nd lups) (sum of all 3rd lups)...

A_{kj} -> A touching k node

P_k -> sum of all loops at k node

Introduction of Symbolic analysis

Example Mason method




$$\frac{V_2}{V_1} = \frac{1}{1 + \frac{sC_c}{g_0}} \left[\frac{g_{m1}}{g_0} + \frac{sC_c}{g_0} \right] = \frac{sC_c - g_{m1}}{sC_c + g_0}$$

Introduction of Symbolic analysis

Computational techniques:

Matrix based methods: fully symbolic equations, obtained directly from the circuit. **Modified Nodal Analysis MNA** formalize the problem in the form $YV=J$, Y admittance matrix, V voltage, J current sources



Linearized circuit equation

$$\begin{pmatrix} G_2 + G_3 + \frac{1}{sL_7} & -G_3 & -\frac{1}{sL_7} \\ -G_3 & G_3 + G_5 - sG_6 & -sG_6 \\ g_v + \frac{1}{sL_7} & -(g_v + sG_6) & \frac{1}{sL_7} + sG_6 \end{pmatrix} \times V = J$$

Gain (V3/V2) obtained applying Cramer rule

$$\frac{V_3}{V_2} = \frac{(g_v - \frac{1}{sL_7})(-J_3 G_3 - J_5 G_3 - J_6 C_6) + (g_v + sC_6)(J_2 G_3 + J_4 G_3 + \frac{J_7 L_7}{sL_7} + J_8 G_3)}{(g_v + sC_6)(-sC_6 + \frac{J_7 L_7}{sL_7}) + (J_2 G_3 + J_4 G_3 + J_5 C_6 + J_6 G_3)}$$

Introduction of Symbolic analysis

Hierarchical Symbolic analysis

□ Overview

- The main idea is to partition the circuit into a number of smaller circuits with already compiled parameter.
- Two types of blocks - inner and outer (leafs, terminal).
- Time complexity $O(n^2/p)$

□ Terminal block analysis


- Use traditional MNA approach
- Reducing MNA to RMNA by reducing all internal variables

□ Middle block analysis

- Recursively combining pair of blocks with at least 2 common nodes, to produce leaf nodes.


Proposal for automated analog design

- Example Goal : Task(100W, THD<0.03%, AF stereo amplifier.
- 100W output power requires at least two amplifier stages
- AF requires bias control
- THD<0.03% require low noise pre-amplifier OPAMP




Proposal for automated analog design


- Example of topologies maintaining problem constrains



Proposal for automated analog design



Proposal for automated analog design



Proposal for automated analog design

- The parameter "index of applicability (AP)" can save time for unnecessary computation, by assignment approximate value for quantitative estimation how much the structure will fit solving a particular problem. **Example Low noise can be maintain with tube amplifier stages. So AP for tube structures will point somewhere in high level of "low noise requirement"**
- The overall problem can be defined as a constrain satisfaction problem. Additional constrain will be index of applicability - analyzing the structures with greater AP. In this case only the cost constrain will be validated

Proposal for automated analog design

- What are the benefits?
 - Missing GA for optimization
 - Strong analytical approach finding a solution
 - Possibly working in fully automated mode
 - Intended to work much faster.
- What will be difficult?
 - Probably not so fast in optimization.
 - It will never come up with new solution.
 - Possibly hitches in the symbolic analysis part - cannot find solution due to memory overflow

Difficulties and future goals

□ Difficulties:

- How to find more cancel-free terms?
 - I'm not sure that all specification parameters have explicit analytical presentation(example noise has approximate formulas ?)
 - I don't know yet what will be the time complexity.
 - I'm still looking for acceptable ontology
 - I don't know how to compare symbolic expressions
-

Difficulties and future goals

□ Future goals

- I'll look for specific algorithms in symbolic analysis . There is an alternative computation using BDD (ZDD)
 - I'll try make some GA programs, just to estimate their usefulness.
 - I'll start working on expert system only in a amplifiers domain. (Lisp, CLISP?)
-

□ Hello (Alex):

Good to hear from you.

There is no current GPPS code at the present time because we switched computers shortly after the 1999 book. We may get back to GPPS later this year.

Best of luck with your work.

John R. Koza

Consulting Professor
Biomedical Informatics
Department of Medicine
Medical School Office Building (MC 5479)
Stanford University
Stanford, California 94305-5479
